<pre style='margin:0'>
Marcus Calhoun-Lopez (MarcusCalhoun-Lopez) pushed a commit to branch master
in repository macports-ports.

</pre>
<p><a href="https://github.com/macports/macports-ports/commit/a6e4f6d0f9b9c6270611faa359232269bab35a48">https://github.com/macports/macports-ports/commit/a6e4f6d0f9b9c6270611faa359232269bab35a48</a></p>
<pre style="white-space: pre; background: #F8F8F8"><span style='display:block; white-space:pre;color:#808000;'>commit a6e4f6d0f9b9c6270611faa359232269bab35a48
</span>Author: Marcus Calhoun-Lopez <mcalhoun@macports.org>
AuthorDate: Tue Dec 27 06:47:04 2022 -0700

<span style='display:block; white-space:pre;color:#404040;'>    verilator: tweak long_description
</span>---
 science/verilator/Portfile | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

<span style='display:block; white-space:pre;color:#808080;'>diff --git a/science/verilator/Portfile b/science/verilator/Portfile
</span><span style='display:block; white-space:pre;color:#808080;'>index 8af099d4052..959212aed94 100644
</span><span style='display:block; white-space:pre;background:#e0e0ff;'>--- a/science/verilator/Portfile
</span><span style='display:block; white-space:pre;background:#e0e0ff;'>+++ b/science/verilator/Portfile
</span><span style='display:block; white-space:pre;background:#e0e0e0;'>@@ -10,7 +10,7 @@ license                 {LGPL-3 Artistic-2}
</span> maintainers             {mcalhoun @MarcusCalhoun-Lopez} openmaintainer
 platforms               darwin
 description             Verilog compiler and simulator
<span style='display:block; white-space:pre;background:#ffe0e0;'>-long_description        Verilator is a ${description}.
</span><span style='display:block; white-space:pre;background:#e0ffe0;'>+long_description        Verilator is a {*}${description}.
</span> 
 homepage                https://www.veripool.org/wiki/verilator
 
</pre><pre style='margin:0'>

</pre>