<pre style='margin:0'>
Perry E. Metzger (pmetzger) pushed a commit to branch master
in repository macports-ports.

</pre>
<p><a href="https://github.com/macports/macports-ports/commit/e499dab60258c328f2d1a8317c9bd175898410da">https://github.com/macports/macports-ports/commit/e499dab60258c328f2d1a8317c9bd175898410da</a></p>
<pre style="white-space: pre; background: #F8F8F8">The following commit(s) were added to refs/heads/master by this push:
<span style='display:block; white-space:pre;color:#404040;'>     new e499dab6025 iverilog: Update to v12_0
</span>e499dab6025 is described below

<span style='display:block; white-space:pre;color:#808000;'>commit e499dab60258c328f2d1a8317c9bd175898410da
</span>Author: Mark Anderson <mark@macports.org>
AuthorDate: Fri Jul 19 15:48:10 2024 -0400

<span style='display:block; white-space:pre;color:#404040;'>    iverilog: Update to v12_0
</span><span style='display:block; white-space:pre;color:#404040;'>    
</span><span style='display:block; white-space:pre;color:#404040;'>    * Update to v12.0
</span><span style='display:block; white-space:pre;color:#404040;'>    * Move to github and autoconf as suggested for by
</span><span style='display:block; white-space:pre;color:#404040;'>    https://steveicarus.github.io/iverilog/usage/installation.html
</span>---
 science/iverilog/Portfile | 12 ++++++------
 1 file changed, 6 insertions(+), 6 deletions(-)

<span style='display:block; white-space:pre;color:#808080;'>diff --git a/science/iverilog/Portfile b/science/iverilog/Portfile
</span><span style='display:block; white-space:pre;color:#808080;'>index 62584967a04..62135c33029 100644
</span><span style='display:block; white-space:pre;background:#e0e0ff;'>--- a/science/iverilog/Portfile
</span><span style='display:block; white-space:pre;background:#e0e0ff;'>+++ b/science/iverilog/Portfile
</span><span style='display:block; white-space:pre;background:#e0e0e0;'>@@ -3,7 +3,7 @@
</span> PortSystem          1.0
 PortGroup           github 1.0
 
<span style='display:block; white-space:pre;background:#ffe0e0;'>-github.setup        steveicarus iverilog 11_0 v
</span><span style='display:block; white-space:pre;background:#e0ffe0;'>+github.setup        steveicarus iverilog 12_0 v
</span> version             [string map {_ .} ${github.version}]
 revision            0
 set major           [lindex [split ${version} .] 0]
<span style='display:block; white-space:pre;background:#e0e0e0;'>@@ -24,12 +24,10 @@ long_description    Icarus Verilog is a Verilog simulation and synthesis tool. \
</span>                     desired format.
 
 homepage            http://iverilog.icarus.com/
<span style='display:block; white-space:pre;background:#ffe0e0;'>-master_sites        ftp://ftp.icarus.com/pub/eda/verilog/v${major}/
</span><span style='display:block; white-space:pre;background:#ffe0e0;'>-distname            verilog-${version}
</span> 
<span style='display:block; white-space:pre;background:#ffe0e0;'>-checksums           rmd160  d5ce7247745c2d047d51e7f9f125d8a97fca946c \
</span><span style='display:block; white-space:pre;background:#ffe0e0;'>-                    sha256  d54785616b63fe6739948e9967499624f29ded54adb57e1e00eb897567a655d5 \
</span><span style='display:block; white-space:pre;background:#ffe0e0;'>-                    size    1784307
</span><span style='display:block; white-space:pre;background:#e0ffe0;'>+checksums           rmd160  56a9fa32ae1b8b5240b0770bff6dc7a72fb05f4f \
</span><span style='display:block; white-space:pre;background:#e0ffe0;'>+                    sha256  8be4bc86aa97013dd16eb7d63c6a5bdd896eddcf760a05b309d633647b7eb2eb \
</span><span style='display:block; white-space:pre;background:#e0ffe0;'>+                    size    2995764
</span> 
 depends_lib-append  port:bzip2 \
                     port:readline \
<span style='display:block; white-space:pre;background:#e0e0e0;'>@@ -37,6 +35,8 @@ depends_lib-append  port:bzip2 \
</span> 
 depends_build       port:bison
 
<span style='display:block; white-space:pre;background:#e0ffe0;'>+use_autoconf        yes
</span><span style='display:block; white-space:pre;background:#e0ffe0;'>+
</span> compiler.cxx_standard 2011
 
 if {[string match *clang* ${configure.cxx}] && ${configure.cxx_stdlib} ne ""} {
</pre><pre style='margin:0'>

</pre>