M1 CPU features
Christopher Jones
jonesc at hep.phy.cam.ac.uk
Mon Apr 26 17:41:51 UTC 2021
> On 26 Apr 2021, at 6:28 pm, Jason Liu <jasonliu at umich.edu> wrote:
>
> Thanks Arno :)
>
> I'm kind of surprised that the M1 doesn't seem to support any SSE or AVX....
Thats not at all surprising as those instruction sets are very much specific to X86_64 systems.
RISC processors, Arm, do have their own sets of SIMD instructions (e.g. Neon), but they are entirely different to those on X86_64 machines.
Whether or these are supported on Apple’s M1 processors I have no idea.
Chris
>
> Does "sysctl machdep.cpu.features" return anything?
>
> --
> Jason Liu
>
>
> On Mon, Apr 26, 2021 at 1:23 PM Arno Hautala <arno at alum.wpi.edu <mailto:arno at alum.wpi.edu>> wrote:
> > On 26 Apr 2021, at 13:20, Jason Liu <jasonliu at umich.edu <mailto:jasonliu at umich.edu>> wrote:
> >
> > sysctl machdep.cpu.brand_string ; sysctl machdep.cpu | grep -i "avx\|sse”
>
> $ sysctl machdep.cpu.brand_string ; sysctl machdep.cpu | grep -i "avx\|sse”
> machdep.cpu.brand_string: Apple M1
>
> --
> arno s hautala /-| arno at alum.wpi.edu <mailto:arno at alum.wpi.edu>
>
> pgp b2c9d448
>
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.macports.org/pipermail/macports-dev/attachments/20210426/536dba6b/attachment.htm>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: smime.p7s
Type: application/pkcs7-signature
Size: 1930 bytes
Desc: not available
URL: <http://lists.macports.org/pipermail/macports-dev/attachments/20210426/536dba6b/attachment.bin>
More information about the macports-dev
mailing list